


分值: 150 分

一、填空(或选择填空)(每空2分,共20分)

- 

- Figure 3(a) shows a circuit diagram of a voltage divider. The input signal  $A$  is connected to a resistor with a value of  $10\text{M}\Omega$ . The output of the divider is labeled  $Z$ . Figure 3(b) shows a graph of the output voltage  $Z$  versus time  $t$ . The graph indicates that the output voltage is  $0.1\text{V}$  during the high state of the input signal  $A$  and  $0\text{V}$  during the low state.



- (1) 写出  $F_1$ 、 $F_2$  和  $F_3$  的表达式。(2) 画出 8 个时钟作用下  $F_1$ 、 $F_2$  和  $F_3$  的波形 (计数器的初态为 0)。

